<Back to Search
SoC Physical Design Engineer, PnR
San Diego, CAMarch 31st, 2026
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product! In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC utilizing innovative process technology.Description • Work with the logic design team to understand partition architecture and drive physical aspects early in the design cycle. • Complete netlist to GDS2 implementation for partition(s) meeting schedule and design goals. • Timing, physical and electrical verification, and driving the signoff closure for the partitions. • Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution.Minimum Qualifications Minimum BS and 3+ years of relevant industry experience Experience with partition level P&R implementation. Experience with one or more of the following: floorplanning, clock and power distribution, timing closure, physical verification, electrical.Preferred Qualifications Ability to adhere to stringent schedule and die size requirements. Experience with large SOC designs (>20M gates) with frequencies in excess of 1GHZ. Experience with sub 10nm tech nodes. Experience with industry standard tools, understanding their capabilities and underlying algorithms. Experience with physical design construction and analysis flows and methodology.Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.Apple accepts applications to this posting on an ongoing basis.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.#J-18808-Ljbffr
Showing all 266 matching similar jobs
- Lead, Electrical Engineering - Hardware - Tactical DataLinks
- Debug SoC Design Engineer
- Wireless SOC FW Engineer
- SoC Characterization Product Engineer
- Armed Flex Security Officer
- Senior Specialist, Electrical Engineer - Power Supply Design (San Diego)San Diego, CAApril 1st, 2026
- Senior Associate, Cyber Operations
- Hardware Reliability Engineer
- Analog Mixed Signal IP Engineer
- Digital Engineer VHDL FPGA
- Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
- Touch Sensor Electrical Design & Integration Engineer
- Staff Electrical EngineerSan Diego, CAMarch 31st, 2026
- PCB Design and Test Engineer (5228)
- FPGA Engineer ( San Diego, CA ) 15547
- Senior Principal RFIC (mmWave) Synthesizer/PLL Design Lead
- DDR Design Engineer
- Analog/Mixed-Signal IC Design Engineer
- PLL Design Engineer
- Digital Modem Design Engineer
- FPGA Engineer, LEO KMM FPGA
- GNSS Validation Engineer
- Field Application Engineer - nVent Eriflex
- CAD Engineer - Custom EMIR Methodology
- RFIC - PLL Design Engineer
- Circuit Design Engineer - Library
- Intern, RFIC Design - Summer 2026
- Product Design Engineer - Interconnect
- Project Manager Embedded Systems & Medical Devices
- Analog IP Engineering Program Manager
- Analog Architect
- PWB Designer, Senior
- Lead Hardware Electrical Engineer
- Cellular SoC Static Timing Analysis Engineer
- Lead Engineer
- SoC Correlation Product Engineer
- Logo for Cybersecurity Engineer III **
- Senior FPGA & Embedded Firmware Architect
- Cyber Security Director-MedTech
- RF/Analog/Mixed Signal IC Design Engineer