<Back to Search
Control Fabric Design Verification Engineer
Folsom, CAMarch 27th, 2026
WHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.The Role:As a Design Verification Engineer, you will play a key role in verifying complex IP blocks and firmware through advanced verification methodologies. You will collaborate closely with hardware and firmware teams to validate subsystem-level functionality, performance, and security features. This position offers exposure to cutting-edge SoC architectures, hardware/software co-design, and innovative verification techniques.The Person:We are seeking an engineer with a strong foundation in computer architecture and SoC design principles. The ideal candidate demonstrates problem-solving ability, technical expertise, and effective communication skills to work across diverse teams. We value individuals who are detail-oriented, adaptable, and committed to delivering high-quality results.Key Responsibilities:Develop and execute subsystem-level verification plans, including functional, performance, and security verification.Build and maintain UVM/SystemVerilog-based testbenches and leverage C-DPI for hardware/software co-verification.Test firmware/hardware features and debug failures seen during their testing.Drive verification closure by achieving functional coverage, code coverage, and meeting quality metrics.Participate in subsystem specification reviews and contribute to HW/FW co-design strategies.Preferred Experience:Strong understanding of C/C++, UVM methodology, SystemVerilog, and C-DPI co-verification techniques.Familiarity with standard bus protocols (AXI, AHB, AMBA) and interconnect architectures.Experience with firmware development and debug on embedded processors.Proficiency in scripting languages (Python, Perl, or similar) for automation and infrastructure development.Knowledge of ASIC verification tools, simulation environments, and formal verification.Academic Credentials:* Bachelor's or Master's degree in Electrical Engineering, Computer Engineering or equivalent preferredLocation:Folsom, CaThis role is not eligible for visa sponsorship.#LI-MR1#LI-HybridBenefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.This posting is for an existing vacancy.
Showing 100 of 14,886 matching similar jobs in Springbrook, ND
- Silicon Design Verification Engineer
- UVM Verification FPGA Engineer REMOTEWilmington, NCMarch 27th, 2026
- Design Verification Engineer
- Senior Design Verification Engineer
- ASIC Design Verification Engineer
- Memory/DDR IP Verification Engineer
- SoC Design Verification Engineer
- FPGA Design/Verification Engineer
- ASIC Design Tech Lead
- ASIC Design Verification Engineer II (Co-Op) - United States
- Design Verification Engineer (NW-64000824)
- ASIC/RTL Design Engineer - Senior (US)
- Sr. FPGA Verification Engineer
- Digital Design Engineer
- Design/Hardware Verification Engineer - Active Secret Clearance Required
- Engineer, Design Verification Engineering
- Staff Physical Design Engineer
- Digital Design Engineer
- PHY Design Verification Engineer
- GPU DFT Design Verification Engineer
- Principal ASIC/FPFGA Design or Verification Engineer
- Analog Design Manager, Power & Clock IP for SoC Platforms
- Design Verification Engineer
- GPU Design Verification Engineer
- Front End Design Engineer Intern (Summer 2026)
- Senior Medical Device R&D Test Engineer - Validation
- Wireless Design Verification Engineer
- Staff Design Verification Engineer
- Senior Systems Design Engineer-Data Center GPU
- FPGA Verification Engineer
- Design Verification Engineer
- Debug SoC Design Engineer
- ASIC Design Engineer
- RTL Design Engineer - PowerArtist
- Fabric Design and Verification Engineers
- Sr. Silicon Verification Engineer
- ASIC Verification Engineer
- Verification Engineer
- ASIC Design Engineer, GPU/ML Shader Core
- MLA IP Design Verification Engineer, Annapurna Labs