<Back to Search
ASIC/RTL Design Engineer - Senior (US)
Santa Clara, CAMarch 31st, 2026
Job Description100% onsite (4 days a week in office, Friday optional)Top MUST HAVE skills:- Experience in Designing RTL block for an SOC.- Must have proven track record of ASIC design on several production tape-outs.- Experience with Lint, CDC, RDC.KEY RESPONSIBILITIES:• Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and power requirements.• Collaborate with architecture and hardware teams to understand the requirements.• Work with verification and physical design teams to achieve high quality design and successful tape out.• Design and implement logic functions that enable efficient test and debug.• Participate in silicon bring-up for features owned.• Contribute in cross-functional teams to solve novel problems across multiple functional areas in development of required features.• Implement automation to increase design team efficiency.EXPERIENCE:Required:• 5-6+ years' experience required• Must have proven track record of ASIC design on several production tape-outs.• Experience in Designing RTL block for an SOC.• Experience in integrating ASIC IP into an SOC.• Experience with synthesis, static timing analysis & optimizations.Nice-to-have:• Experience writing timing constraints and exceptions.• Experience with automation using scripting techniques such as PERL, Python or Tcl• Experience in Power-saving techniques.• Experience with Arm architecture and APB, AXI, CHI protocols.• Experience with design involving Interconnects.• Ability to develop clear and concise engineering documentation.• Ability to organize and present complex technical information.• Strong verbal and written communication skills
Showing all 15,401 matching similar jobs
- SoC/ASIC Design Engineer
- Front End Design Engineer Intern (Summer 2026)
- PCB Designer (Technician III Eng)
- Sr. Microarchitect & RTL Design Engineer
- Lead PMIC Design Engineer (RTL)
- Mixed Signal Design Engineer
- Senior FPGA/ASIC Hardware Engineer - Low-Latency
- Analog Design Manager, Power & Clock IP for SoC Platforms
- ASIC Design Verification Engineer I (Full Time) - United States
- Senior Principal FPGA Verification Engineer - $15K Sign On Bonus
- Principal Senior Engineer - FPGA Design - $20K Sign On Bonus
- Circuit Design Engineer - Library
- Wireless RTL Design Engineer
- Senior ASIC Design Engineer
- RFIC Design Engineer
- Wireless Design Verification Engineer
- SR ASIC Design Verification Engineer
- FPGA Design/Verification Engineer
- Principal FPGA Verification Engineer - $15K Sign On Bonus
- RFIC - PLL Design Engineer
- Design Verification Lead
- Senior Photonic Mixed Signal Design Validation Engineer
- Optical Sensing HW - Electrical Engineer
- Power Engineer (RTL Design & Verification)
- RFIC Design Engineer (RFIC Engineering)
- Principal Mixed-Signal Design Engineer
- Senior Systems Design Engineer-Data Center GPU
- Intern, RFIC Design - Summer 2026
- Debug SoC Design Engineer
- Lead IC Applications Engineer
- Principal Analog IC Designer
- Principal FPGA Design Engineer - $10K Sign On Bonus
- PCIe/CXL Design Engineer (Principle)
- Mixed Signal Design Engineering Intern
- Hardware and Circuit Board Design Lead
- Mixed Signal ASIC Design Engineer, Onsite
- VLSI Design Engineer
- Lead Analog SerDes Architect/Design Engineer
- R&D IC Design Engineer
- ASIC Design Tech Lead