<Back to Search
Memory Validation Engineer
Austin, TXMarch 30th, 2026
WHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.THE ROLE:Memory PHY post silicon validation engineer focused on bringing up of first silicon on aggressive time schedules. Memory PHY engineers develop and execute comprehensive test plans and debug issues as they arise. Candidates also enable and characterize memory features across PVT and ensure stability and robustness to enable high quality production.THE PERSON:You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.KEY RESPONSIBILITIES:Provide systems engineering and post-silicon support for HBM/DDR/LPDDR memory interface IPSupport bring-up of new products from first silicon in the lab through initial productionTriage observations from silicon validation and debug issues with ATE, Platform, Firmware, and Characterization teamsProvide post silicon expertise and support in silicon design, process, and integration flows for memory interface IPEngage in pre-silicon activities by developing comprehensive test plans and running them in emulation to ensure robustnessCharacterize memory PHY across PVT to validate and improve power and performancePREFERRED EXPERIENCE:Memory PHY validation experience, including understanding firmware and memory IPProgramming experience, especially Python scripting and firmware debug as well as general understanding of LinuxAbility to adapt and learn new toolsets and frameworksLaboratory experience, including hands-on use of equipment: oscilloscopes, signal generators, BERT, and logic analyzersACADEMIC CREDENTIALS:* Bachelors or Masters degree in computer engineering/Electrical EngineeringLOCATION: Austin, Tx#LI-PA1This role is not eligible for visa sponsorship.Benefits offered are described: AMD benefits at a glance.AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.This posting is for an existing vacancy.
12,994 matching similar jobs in Springbrook, ND
- ASIC Design Verification Engineer, Amazon Leo
- PCB Layout Engineer, Amazon Leo
- FPGA Development Engineer, Bespoke Solutions
- Signal/Power Integrity Eng, Annapurna Labs
- FPGA Development Engineer, Annapurna Labs
- Sr Hardware Dev Engineer, OEM Solid State Drives Team
- HSIO Validation Engineer, Annapurna Labs Machine Learning Acceleration
- Hardware Development Engineer, AWS, Storage and Accelerator team
- Sr. GPU/Accelerator Hardware Development Engineer, Annapurna Labs
- Sr. GPU/Accelerator Hardware Development Engineer, Annapurna Labs
- Lead RF /EMC Systems Engineer, Wireless Connectivity
- FPGA Development Engineer, Bespoke Solutions
- Sr. HW Reliability Engineer, Kuiper, Product Integrity, Hardware Reliability, Product Integrity
- Phased Array Systems Engineer, Amazon Leo
- Hardware Development Engineer, AWS, Storage and Accelerator team
- Sr. Electrical Engineer, Ring Hardware
- Electrical Design Engineer, Amazon Leo OISL
- Senior HW Dev Engineer , Customer Terminal
- Sr. Post-Silicon Systems Software Validation Engineer, Annapurna Labs
- Sr. Manager, Silicon Validation
- Sr. Systems Engineer, Satellite Power Hardware-In-The-Loop, Amazon Leo
- Sr. DSP Modem Embedded Engineer
- Lab Engineer, Annapurnna MLA Hardware
- Hardware Engineer, Prime Air, Propulsion, Prime Air
- Analog / Mixed Signal IC Design Manager - Integrated Circuit Design
- SerDes Circuit Design Engineer
- Sr. Staff Engineer - Analog Design
- Senior ASIC Design Infrastructure & Methodologies engineer, MLA-MI - Annapurna Labs
- visionOS System Embedded SW Engineer (Power)
- Hardware Systems Engineer - Board Design
- TouchID Sensor Design and Integration Electrical Engineer
- RFIC Design Engineer
- Silicon Validation Software Engineer - High Speed IO Validation
- FE Design and Timing Engineer
- IC Package Design Engineer
- PHY Design Verification Engineer
- Touch HW EE Validation EngineerSan Diego, CAMarch 30th, 2026
- Electrical Engineer - Test and Instrumentation
- Custom Silicon Architect -Camera Hardware
- Display Panel Design Engineer