<Back to Search
Principal Member of Technical Staff
Santa Clara, CAMarch 31st, 2026
Job Title : Principal Member of Technical StaffMake sure to read the full description below, and please apply immediately if you are confident you meet all the requirements.Reports to : Head, ASIC Engineering
Job Location : Santa Clara, CA
About Exo
At Exo, we're united by one mission, to take medical imaging where you never thought it could go - everywhere. Through the power of an ultrasound ecosystem designed for the point of care, we’re building a future that isn’t bound by hospital walls. A future where every body can get immediate medical answers. Where care is unconstrained. Learn more about our vision at Imaging is looking for an experienced Mixed Signal Design Engineer to join a major effort to develop next generation Medical Ultrasound Imagers. Work will include design and verification of signal processing modules, interfaces, control blocks and other functions on ASICs interfaced with FPGAs and other circuits. The ideal candidate will be self-motivated, prepared to challenge the status quo and work with a seasoned team to develop next generation advanced solutions.
Job Requirements:
MSEE with ~ 15 years of relevant experience
10 years+ experience in successful commercial product development
Experience with key steps in design, simulation, verification, layout management, chip tapeout, circuit debug and lab bring-up of mixed signal ICs. System Verilog experiemce a plus.
Ability to work with cross functional groups
Ability to communicate effectively
Proven ability to lead or work within design teams in developing leading edge products, with deep skill set in ASIC and Systems development
Ability to implement and execute effectively
In depth knowledge of industry best practices
Possess strong interpersonal skills including the ability to influence senior level decision makers within the company.
Job Responsibilities (but not limited to):
Design circuits personally and also supervise other team members on complex mixed signal circuits containing analog circuits as well as digital circuits.
Develop complex and or high precision circuits in CMOS technologies.
Supervise layout personnel and laboratory technicians.
Perform reviews of designs with worst case analysis that impact performance and yields of products
Detailed knowledge of ASIC layout tools such as Cadence Design Systems and ability to supervise layout of Integrated circuits
Develop test requirements and procedures for new ASIC designs.
Provide technical direction and attends design reviews to ensure product and process meet requirements
Lab bring-up and testing.
Compensation Disclosure
Salary Range: $190,000K - $250,000K
The final compensation offered for this position will depend on role, level, qualifications, experience, and work location. The offered compensation may also include equity and a bonus program. xywuqvp
Benefits
Medical + Dental + Vision
Life and AD&D
401(k)
EAP
4 weeks PTO
EEO
Exo is an equal opportunity employer and prohibits unlawful discrimination based on race, color, religion, gender, sexual orientation, gender identity/expression, national origin/ancestry, age, disability, marital status, medical condition, and veteran status.
If you require assistance or accommodation due to a disability or special need, please contact us at
Showing all 31,037 matching similar jobs
- Remote Principal Solution Architect for Finance & Planning
- AI & Distributed Systems Platform Engineer
- Epic Security Technical Specialist - Epic Build
- C# Low Latency Engineer
- Senior Advanced Test Engineer for Environmental Product Testing
- Expert Solution Engineer
- 3DX PLM Architect
- Technical Product Manager, Specialty Core Platform
- Director: AI Platform User Experience
- Guidewire Lead - PolicyCenter & Insurance Tech Architect
- Senior Systems Engineer - Architect & Systems Integration
- Guidewire Lead - PolicyCenter & Insurance Tech Architect
- Signal Integrity Principal Engineer
- Signal Integrity Principal Engineer
- Remote Technical Product Manager - Specialty Core Platform
- Staff Software Development Manager
- Principal Systems Development EngineerGeorgetown, TXMarch 30th, 2026
- Principal Systems Development EngineerJarrell, TXMarch 30th, 2026
- Senior Principal Systems Development Engineer
- Senior Principal Systems Development Engineer
- Senior GenAI & High Performance Computing (HPC) Delivery Engineer
- Senior GenAI & High Performance Computing (HPC) Delivery Engineer
- Senior GenAI & High Performance Computing (HPC) Delivery Engineer
- Senior Principal Systems Development Engineer
- Senior GenAI & High Performance Computing (HPC) Delivery Engineer
- Senior GenAI & High Performance Computing (HPC) Delivery Engineer
- Senior GenAI & High Performance Computing (HPC) Delivery Engineer
- Mechanical Principal Engineer - AI Technologies
- Principal Cryptography and Low-Level Security Software Engineer (C, PQC, FIPS)
- Principal Cryptography and Low-Level Security Software Engineer (C, PQC, FIPS)
- Principal Cryptography and Low-Level Security Software Engineer (C, PQC, FIPS)
- Principal Cryptography and Low-Level Security Software Engineer (C, PQC, FIPS)
- Senior Principal Security Software Engineer - C and Cryptographic Systems
- Technical Staff-Storage Architect
- Senior Principal Security Software Engineer - C and Cryptographic Systems
- Senior Principal Security Software Engineer - C and Cryptographic Systems
- Principal and Senior Mechanical Engineer - ME Center of Excellence
- Principal and Senior Mechanical Engineer - ME Center of Excellence
- Software Principal Engineer
- Principal and Senior Mechanical Engineer - ME Center of Excellence