<Back to Search
SoC Design Integration Engineer
San Diego, CAMarch 31st, 2026
**Role Number:** 200638257-3543**Summary**We're looking for individuals who relish a good challenge and are dedicated to overcoming limits. You'll be at the heart of chip design! Apple recently announced first in-house cellular modem platforms, the C1 and C1X, designed to deliver industry-leading connectivity performance, improved energy efficiency, and seamless integration with Apple's custom silicon. You'll ensure Apple products and services can seamlessly handle the tasks that make them beloved by millions. Join us, and you'll help us innovate new cellular technologies that continually outperform the previous iterations! Do you want to have an impact on every single Apple product?As a member of Cellular SoC design team, you will be at the center of a SoC design and integration at the leading process technology node with a critical impact on getting functional products to millions of customers. You will work on cutting-edge technologies and collaborate with cross-functional teams to deliver groundbreaking solutions.**Description**As a SoC Integration Engineer, you will have responsibilities to design and integrate IPs.Working with other specialists that are members of the SoC Design, SoC Design Verification, System Verification, STA, and Physical Design teams to implement designs/flows for sophisticated SoCs.Integrating various IPs and ensuring design meets DFT (design-for-test), CDC (clock domain crossing), Synthesis/Static Timing and Power Requirements.Developing micro-architecture and design specifications.Work closely with physical design, DFT, and CAD teams to optimize performance, power, and area (PPA) targets while ensuring design quality and maintainability and improve front-end design methodologies.Implementing and verifying sophisticated logic designs.Collaborate cross-functionally to ensure successful SoC integration, supporting design verification and validation across all phases; from concept to silicon bring-up.**Minimum Qualifications**+ BS and 10+ years of relevant industry experience.+ Solid understanding of digital logic design and RTL development (SystemVerilog, Verilog).+ Knowledge of low-power design techniques and power optimization strategies.+ Attention to Detail: Meticulous attention to detail and a commitment to delivering high-quality designs.+ Knowledge of ASIC tool flows: lint, synthesis, CDC, RDC, DFT, STA.**Preferred Qualifications**+ Familiarity with SoC design flows and tools (e.g., Synopsys, Cadence).+ Experience with bus protocols (AXI, AHB, APB) and interface standards (PCIe, USB, DDR, SPI, SPMI, I2C, I3C, etc.).+ Decent scripting skills (Python, Perl, TCL, Shell) for automation.+ Good debugging and problem-solving skills.+ Excellent communication and cross-functional collaboration.Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) .
Showing all 8,839 matching similar jobs
- CAD HW-SW Infrastructure Engineer
- Staff Engineer, Electronics
- Senior EWIRDB Engineer
- Electrical Design Engineering
- Verification & Validation (V&V) Engineer
- FAST Labs - Product Line Discipline Lead Hardware Engineer
- Signal Integrity Engineer - Serial IO Interface
- Engineer Senior - Electrical Design
- Senior Manager-Electronics Hardware
- Staff Analog Mixed Signal Modeling & Verification Engineer (UL-64000822)
- FAST Labs - Senior Principal RF Systems Research Engineer
- BEOL Reliability Engineer
- FAST Labs - Senior Principal II RF Systems Research Engineer
- Senior Mechanical Design Engineer - Server/Board
- (Senior) Principal Engineer (Process and Hardware), Advanced Packaging
- FPGA Engineer - P2 - Cleared On-Site
- Hardware Engineer - Power Management / Battery / Battery Management System
- Principal Robotics Software Architect
- Application Engineer
- Hardware Digital Engineer
- Principal Portable Spherical Near Field Integration Specialist
- Design Verification Engineer
- STAFF PCB DESIGN ENGINEER
- OPC / DFM Principal Engineer
- Electrical Design Engineer, User Products (Starshield)
- Haptics Control Engineer
- Wireless Design Verification Engineer
- Formal Verification Engineer
- Cellular RF Receiver Systems Architect
- Hardware Test Engineer
- SoC Characterization Product Engineer
- Physical Design Methodology CAD Engineer
- DDR Mixed-Signal Circuit Design Engineer
- Product, Test or Validation Engineering Intern
- Senior Engineer I-Design (RF)
- Mechanical Engineer, Consumer Hardware (Starlink)
- Principal Hardware Engineer (NEXTEST, San Jose,CA / Tualatin, OR)
- Quantum Error Correction Control Systems Engineer
- Hardware (HW) Qualification and Development Support Team (DST) Engineer III
- Digital Layout Design Engineer