<Back to Search
Lead IP/SOC Verification Engineer
Folsom, CAMarch 27th, 2026
A leading semiconductor company in California is seeking a Lead IP/SOC Verification expert to oversee design verification for next-generation graphics programs. You'll lead efforts in collaboration with engineering teams, driving quality and execution excellence. Candidates should have a solid background in IP and SOC verification, with experience in ASICs, UVM, SystemVerilog, and C/C++. This role offers the opportunity to grow into a leadership position, contributing to innovative projects that shape the future of computing.
J-18808-Ljbffr
43,300 matching similar jobs in Springbrook, ND
- Cybersecurity Architect III
- Senior Systems Test & Validation Engineer
- VLSI Design Engineer - Server/Data Center & AI IPs
- ASIC Design Verification Engineer
- Senior Engineer, SoC Architect - Memory Subsystem
- Automotive Hardware Test Engineer: Prototyping & QA
- Senior Mixed-Signal SoC Architect - Safety & Security
- Analog Design Manager, Power & Clock IP for SoC Platforms
- Sr Design Verification Engineer
- ASIC Design Verification Engineer I (Full Time) - United States
- (Principal/Lead) SoC Design Verification Engineer
- Experienced Design and Analysis Engineer (Berkeley)
- Senior ASIC Physical Design Engineer
- Senior ASIC Verification Engineer – UVM/RTL Lead (Relocation)
- ASIC Design Engineer
- Senior GPU Verification Engineer - Design & Debug Expert
- Senior ASIC/SOC Silicon PD Engineer — Equity
- GPU/ML Shader Core ASIC Design Engineer
- Wireless Design Verification Engineer (MAC/SoC)
- Senior ASIC Design Engineer – Clocks IP
- GPU Design Verification Engineer- Power
- Senior SoC Verification & Validation Engineer
- SOC IP Methodology Engineer - Custom SOC
- HBM/DDR/SERDES DFT Verification Lead Engineer
- Senior High Speed SerDes Validation Engineer
- Sr. Post-Silicon Systems Software Validation Engineer, Annapurna Labs
- Verification Engineer (RTL design verification)
- Senior Staff Engineer Pre-Silicon Verification AMS
- CPU Verification Engineer
- Hardware Test Engineer (Aerospace)
- IP Design Verification Engineer
- GPU Validation Engineer
- SoC DFT Engineer
- SoC DFT Engineer
- CPU CDC/STA EngineerSanta Clara, CAMarch 31st, 2026
- Formal Verification Engineer - NPU
- SOC IP Methodology Engineer - Custom SOC
- System IP / RTL Design Engineer
- Lead Verification Engineer
- SoC Design/Integration u0026 Synthesis Engineer