Georgia Tech Research Institute

The Applied Embedded Systems (AES) division of the Electronic Systems Laboratory (ELSYS) supports multiple research products and projects in concert with development teams who are building complex, multi-faceted embedded and electronic systems.. Hardware Engineers develop mixed-signal design solutions including analog, RF and digital portions for Electronic Warfare, Radar, Avionics and Communication Systems.. Specific activities include RF and analog development using system, circuit or board design and simulation tools; development of digital systems (including high-speed digital buses and FPGAs) via circuit simulation, schematic capture, board layout and assembly design; bring-up, test and debug of the resulting hardware utilizing test equipment such as network analyzers and spectrum analyzers; and integration with other system components.. 2 years of related experience with a Bachelor’s degree in Aerospace Engineering, Electrical Engineering, Systems Engineering, Computer Engineering, Mechanical Engineering, Computer Science, Industrial Engineering, Mechatronics Engineering, or related field. 0 years of related experience with a Masters’ degree in Aerospace Engineering, Electrical Engineering, Systems Engineering, Computer Engineering, Mechanical Engineering, Computer Science, Industrial Engineering, Mechatronics Engineering, or related field

hardware engineer

Project/Unit Description The Applied Embedded Systems (AES) division of the Electronic Systems Laboratory (ELSYS) supports multiple research products and projects in concert with development teams who are building complex, multi-faceted embedded and electronic systems. AES predominantly focuses on the research, development, testing, and deployment of embedded electronic and electromechanical systems. These systems provide our sponsors with technological solutions in the fields of Electronic Warfare (EW), Radar, command and control, communications, avionics, entertainment, physiological monitoring, and other applications. This research position will support electronic hardware development needs of the Open Systems Development Branch (OSDB). This includes developing hardware from existing open standards such as OpenVPX as well as developing hardware that is driving new open standards. Job Purpose Hardware Engineers develop mixed-signal design solutions including analog, RF and digital portions for Electronic Warfare, Radar, Avionics and Communication Systems. Specific activities include RF and analog development using system, circuit or board design and simulation tools; development of digital systems (including high-speed digital buses and FPGAs) via circuit simulation, schematic capture, board layout and assembly design; bring-up, test and debug of the resulting hardware utilizing test equipment such as network analyzers and spectrum analyzers; and integration with other system components. Additional activities include analysis of system performance, improvement analysis, test process and procedure design and collaboration with other engineering teams. Key Responsibilities <ul><li>Perform circuit simulation and schematic capture for submodules of a platform design</li><li>Generate documentation of hardware Design and theory of operation</li><li>Perform basic lab testing activities</li><li>Integrate modules with other system components</li><li>Contribute to technical reports and presentations </li></ul>Additional Responsibilities <ul><li>Contribute to the development and composition of new/updated open standards</li><li>Participate in technical meetings with GTRI and sponsor personnel, and support issue tracking and hardware development planning</li><li>Contribute to proposal efforts by developing white papers, RFI/RFP responses, sponsor briefs, and by proposing new research areas suitable for internal research and development (IR&D) funding</li><li>Perform other duties as assigned </li></ul>Required Minimum Qualifications <ul><li>Experience with open hardware standards (e.g. OpenVPX)</li><li>Experience developing hardware for embedded environments, including but not limited to FPGA designs, analog/digital circuits, or other embedded hardware</li><li>Knowledge of computer architectures as it relates to embedded hardware and communications standards, e.g., Ethernet, PCI Express </li></ul>Preferred Qualifications <ul><li>Active Secret Clearance</li><li>Experience with Intelligent Platform Management Interface (IPMI) or other forms of open systems management</li><li>Experience with high-speed processing, especially signal processing</li><li>Knowledge of avionics protocols and interfaces, including but not limited to ARINC- and VITA-standard protocols, Serial, discrete, MIL-STD-1553 and/or analog interfaces </li></ul>Travel Requirements <10% travel Education and Length of Experience Levels 2, 3 This position vacancy is an open-rank announcement. The final job offer will be dependent on candidate qualifications in alignment with Research Faculty Extension Professional ranks as outlined in section 3.2.1 of the Georgia Tech Faculty Handbook <ul><li>2 years of related experience with a Bachelor’s degree in Aerospace Engineering, Electrical Engineering, Systems Engineering, Computer Engineering, Mechanical Engineering, Computer Science, Industrial Engineering, Mechatronics Engineering, or related field</li><li>0 years of related experience with a Masters’ degree in Aerospace Engineering, Electrical Engineering, Systems Engineering, Computer Engineering, Mechanical Engineering, Computer Science, Industrial Engineering, Mechatronics Engineering, or related field </li></ul>U.S. Citizenship Requirements Due to our research contracts with the U.S. federal government, candidates for this position must be U.S. Citizens. Clearance Type Required Candidates must be able to obtain and maintain an active security clearance. Benefits At GTRI Comprehensive information on currently offered GTRI benefits, including Health & Welfare, Retirement Plans, Tuition Reimbursement, Time Off, and Professional Development, can be found through this link: https://hr.gatech.edu/benefits Equal Employment Opportunity The Georgia Institute of Technology (Georgia Tech) is an Equal Employment Opportunity Employer. The University is committed to maintaining a fair and respectful environment for all. To that end, and in accordance with federal and state law, Board of Regents policy, and University policy, Georgia Tech provides equal opportunity to all faculty, staff, students, and all other members of the Georgia Tech community, including applicants for admission and/or employment, contractors, volunteers, and participants in institutional programs, activities, or services. Georgia Tech complies with all applicable laws and regulations governing equal opportunity in the workplace and in educational activities. Georgia Tech prohibits discrimination, including discriminatory harassment, on the basis of race, ethnicity, ancestry, color, religion, sex (including pregnancy), sexual orientation, gender identity, gender expression, national origin, age, disability, genetics, or veteran status in its programs, activities, employment, and admissions. This prohibition applies to faculty, staff, students, and all other members of the Georgia Tech community, including affiliates, invitees, and guests. Further, Georgia Tech prohibits citizenship status, immigration status, and national origin discrimination in hiring, firing, and recruitment, except where such restrictions are required in order to comply with law, regulation, executive order, or Attorney General directive, or where they are required by Federal, State, or local government contract. All members of the USG community must adhere to the USG Statement of Core Values, which consists of Integrity, Excellence, Accountability, and Respect. These values shape and fundamentally support our University's work. Additionally, all faculty, staff, and administrators must also be aware of and comply with the Board of Regents and Georgia Institute of Technology's policies on Freedom of Expression and Academic Freedom. More information on these policies can be found here: Board of Regents Policy Manual | University System of Georgia

START NEW SEARCH