Upvote
Downvote
FPGA Design Verification Engineer
Share Job
- Suggest Revision
$149,000 a year
Full-time
- Requires a Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field.
- CLEARANCE REQUIREMENTS: Department of Defense Secret security clearance is required at time of hire.
- As a Cyber FPGA Design Verification engineer, you’ll be a member of a cross functional team responsible for product design from system architecture & requirements allocation through product release and production of cost-sensitive secure products.
- We encourage you to apply if you have any of these preferred skills or experiences: Experience with OVM / UVM design verification methodology: bash/csh, Perl, TCL, Python or similar scripting languages; VHDL or similar hardware description languages.
- What sets you apart: Experience defining verification methodology for complex FPGAs∯*∯ Ability to analyze requirements, create test plan, build and set up scalable simulation environments from the ground up using SystemVerilog/UVM Familiarity with testing complex designs, code coverage, functional coverage, assertions.
Active Job
Updated 6 days agoSimilar Job
Relevance
Active