Upvote
Downvote
Design Verification Engineer
Share Job
- Suggest Revision
- Job Title: Senior Design Verification Engineer (eInfochips Inc.)
- At-least 10+ years of experience in System Verilog HVL and C
- At-least 10+ year of experience in UVM.
- Proficient in SVTB/UVM, C
- Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options
Active Job
Updated 2 months agoSimilar Job
Relevance
Active