{"schemaVersion":"jobsearcher.job.v1","id":"ef256f7c94138ce1ab3733e2","url":"https://jobsearcher.com/jobs/ef256f7c94138ce1ab3733e2","canonicalUrl":"https://jobsearcher.com/jobs/ef256f7c94138ce1ab3733e2","title":"Advanced Packaging Engineer Fiber Array Integration","description":"Advanced Packaging Engineer — Fiber Array Integration\nCspeed IO is a stealth start up backed by Sutter Hill Ventures and Atreides Capital - headquartered in Palo Alto, CA. Our executive team has a demonstrated track record of building and scaling category-defining semiconductor and infrastructure businesses at companies like Broadcom, Lumentum, Tesla, Apple, Samsung, Intel, and VMware.\nCspeed IO is developing next-generation optical semiconductor solutions for the AI infrastructure market, focused on enabling true “scale-up” architectures. Our mission is to replace traditional copper interconnects with advanced fiber-optic technologies that overcome the limitations of existing optics solutions and architectures.\nThe Role\nThis position owns the detachable optical interface for CspeedIO optical engines: the on-package element, the coupling optics, the alignment features, and the high-volume assembly process that joins fiber to engine without per-unit active alignment.\nA permanently bonded fiber array constrains the downstream flow in three respects: the engine cannot be optically qualified before fiber attach, a single failed channel scraps an assembly containing multiple high-value die, and manual fiber handling limits automation. A detachable interface addresses all three, enabling known-good-engine qualification, rework of failed units, and independent build and test of the fiber subassembly.\nScope runs from interface architecture and tolerance budgeting through qualification and transfer of the production process to our assembly partners.\nResponsibilities\nDetachable interface architecture\n\nDefine the location of the detachability point and the partition between the permanently attached on-package element and the mateable plug.\nDefine the coupling optics for the detachable path, including expanded-beam or collimated design, lens prescription and tolerancing, and the surface- versus edge-coupling trade-off.\nEstablish the alignment strategy — lithographically defined PIC features, precision mechanical datums, guide-pin or V-groove references — and the passive alignment capability it delivers.\n\nTolerance, loss, and repeatability budgeting\n\nOwn the insertion loss budget, including mated-interface penalty, per-channel uniformity across the array, and return loss.\nDevelop the tolerance stack from PIC feature placement through package assembly to plug geometry using statistical methods, with a per-port loss distribution as the deliverable.\nSpecify and demonstrate repeatability across mate and demate cycles, and interchangeability across plug units and suppliers.\nQuantify positional and angular sensitivity and define the budget the mechanical design must hold.\n\nHigh-volume manufacturing readiness\n\nEliminate per-unit active alignment from the engine assembly flow. Where it cannot be eliminated, relocate it to a separately built and tested subassembly.\nQualify reflow survivability of the on-package element and compatibility with the assembly flows our OSATs operate.\nDefine automated mating requirements: insertion force, blind-mate behavior, retention, and hands-off assembly tooling.\nEstablish Cpk on passive placement and coupling loss, with associated SPC limits, yield reporting, and failure taxonomy.\nMaintain the per-port cost and cycle-time model covering alignment, mating and cleaning time, rework, and connector BOM.\n\nContamination control and serviceability\n\nDefine the contamination control strategy: dust caps, handling protocol, cleaning process and tooling, inspection criteria, and particle-size sensitivity for the selected beam geometry.\nDefine serviceability requirements: authorized personnel, permitted mating cycles, required training and tooling, and diagnostic criteria distinguishing contamination from mechanical damage.\nDefine the rework and RMA flow for the optical interface.\n\nReliability and qualification\n\nQualify the mated interface.\nCharacterize insertion loss drift across mating cycles and environmental exposure.\nConduct root-cause analysis of degradation across coupling optics, alignment features, latch mechanics, and contamination.\n\nStandards, supply chain, and test enablement\n\nMonitor and, where appropriate, participate in relevant standards and consortium activity (Open CPX MSA, IEC and TIA connector standards, OIF) in support of interoperability.\nQualify and manage connector and FAU suppliers, including incoming inspection criteria, pitch and feature tolerance, cleanliness, and lot-to-lot consistency.\nCoordinate with test architecture to ensure the interface delivers known-good-engine test capability.\n\nRequired Qualifications\n\nBS/MS/PhD in Optical Engineering, Mechanical Engineering, Physics, Materials Science, or equivalent practical experience.\n6+ years in optical or photonic packaging or optical interconnect, including ownership of an optical interface taken from development into production or pilot production.\nDirect experience with fiber-optic connector technology: ferrules and guide-pin alignment, expanded-beam or lensed interfaces, and mate/demate qualification.\nTolerance stack analysis and GD&T for sub-micron optical interfaces, including statistical rather than worst-case methods.\nWorking knowledge of fiber-to-chip coupling physics: mode field matching, collimation and beam expansion, angular and lateral sensitivity, polarization effects, and return loss.\nHands-on optical metrology: tunable sources, power meters, insertion and return loss measurement, and interferometric or confocal inspection of interfaces.\nExperience qualifying an optical interface against connector reliability standards.\nWillingness to work in both laboratory and production environments, and professional English across distributed sites and time zones.\n\nPreferred Qualifications\n\nDetachable or pluggable optical interfaces for co-packaged optics, on-board optics, or mid-board optical modules.\nPassive alignment using lithographically defined features; wafer-level optics; micro-lens array design or integration.\nReflow-survivable optical assemblies, including interfaces qualified through a 260 °C profile.\nPrecision manufacturing processes for connector hardware: ferrule molding, precision metal stamping or forming, glass forming, or micro‑machining.\nLens design and tolerancing (Zemax, CODE V, or equivalent).\nSilicon photonics: surface and grating couplers, facet preparation, and PIC-side alignment feature definition.\nParticle and contamination control in optical assembly environments.\nStandards or MSA participation.\nTransfer of a novel optical process into an OSAT without an established reference process.\n\nScope and Impact\nHigh-volume co-packaged optics has not converged on a single fiber coupling architecture. This position determines CspeedIO’s approach, the technical evidence supporting it, and the path to volume manufacture — decisions that propagate into coupler design, test flow, cost structure, and field serviceability.\n#J-18808-Ljbffr","company":"Cscale","rawCompany":"cscale","city":"Eastern","state":"KY","isRemote":false,"isActive":false,"createdAt":"2026-10-04T03:30:45.376Z","occupations":[{"code":"17-2199.07","title":"Photonics Engineers","slug":"photonics-engineers"},{"code":"17-2199.00","title":"Engineers, All Other","slug":"engineers-all-other"},{"code":"17-2199.06","title":"Microsystems Engineers","slug":"microsystems-engineers"}],"industries":[{"code":"335921","title":"Fiber Optic Cable Manufacturing","slug":"fiber-optic-cable-manufacturing"},{"code":"334413","title":"Semiconductor and Related Device Manufacturing","slug":"semiconductor-and-related-device-manufacturing"},{"code":"541715","title":"Research and Development in the Physical, Engineering, and Life Sciences (except Nanotechnology and Biotechnology)","slug":"research-and-development-in-the-physical-engineering-and-life-sciences-except-nanotechnology-and-biotechnology"}],"jobPosting":{"@context":"https://schema.org","@type":"JobPosting","title":"Advanced Packaging Engineer Fiber Array Integration","description":"Advanced Packaging Engineer — Fiber Array Integration\nCspeed IO is a stealth start up backed by Sutter Hill Ventures and Atreides Capital - headquartered in Palo Alto, CA. Our executive team has a demonstrated track record of building and scaling category-defining semiconductor and infrastructure businesses at companies like Broadcom, Lumentum, Tesla, Apple, Samsung, Intel, and VMware.\nCspeed IO is developing next-generation optical semiconductor solutions for the AI infrastructure market, focused on enabling true “scale-up” architectures. Our mission is to replace traditional copper interconnects with advanced fiber-optic technologies that overcome the limitations of existing optics solutions and architectures.\nThe Role\nThis position owns the detachable optical interface for CspeedIO optical engines: the on-package element, the coupling optics, the alignment features, and the high-volume assembly process that joins fiber to engine without per-unit active alignment.\nA permanently bonded fiber array constrains the downstream flow in three respects: the engine cannot be optically qualified before fiber attach, a single failed channel scraps an assembly containing multiple high-value die, and manual fiber handling limits automation. A detachable interface addresses all three, enabling known-good-engine qualification, rework of failed units, and independent build and test of the fiber subassembly.\nScope runs from interface architecture and tolerance budgeting through qualification and transfer of the production process to our assembly partners.\nResponsibilities\nDetachable interface architecture\n\nDefine the location of the detachability point and the partition between the permanently attached on-package element and the mateable plug.\nDefine the coupling optics for the detachable path, including expanded-beam or collimated design, lens prescription and tolerancing, and the surface- versus edge-coupling trade-off.\nEstablish the alignment strategy — lithographically defined PIC features, precision mechanical datums, guide-pin or V-groove references — and the passive alignment capability it delivers.\n\nTolerance, loss, and repeatability budgeting\n\nOwn the insertion loss budget, including mated-interface penalty, per-channel uniformity across the array, and return loss.\nDevelop the tolerance stack from PIC feature placement through package assembly to plug geometry using statistical methods, with a per-port loss distribution as the deliverable.\nSpecify and demonstrate repeatability across mate and demate cycles, and interchangeability across plug units and suppliers.\nQuantify positional and angular sensitivity and define the budget the mechanical design must hold.\n\nHigh-volume manufacturing readiness\n\nEliminate per-unit active alignment from the engine assembly flow. Where it cannot be eliminated, relocate it to a separately built and tested subassembly.\nQualify reflow survivability of the on-package element and compatibility with the assembly flows our OSATs operate.\nDefine automated mating requirements: insertion force, blind-mate behavior, retention, and hands-off assembly tooling.\nEstablish Cpk on passive placement and coupling loss, with associated SPC limits, yield reporting, and failure taxonomy.\nMaintain the per-port cost and cycle-time model covering alignment, mating and cleaning time, rework, and connector BOM.\n\nContamination control and serviceability\n\nDefine the contamination control strategy: dust caps, handling protocol, cleaning process and tooling, inspection criteria, and particle-size sensitivity for the selected beam geometry.\nDefine serviceability requirements: authorized personnel, permitted mating cycles, required training and tooling, and diagnostic criteria distinguishing contamination from mechanical damage.\nDefine the rework and RMA flow for the optical interface.\n\nReliability and qualification\n\nQualify the mated interface.\nCharacterize insertion loss drift across mating cycles and environmental exposure.\nConduct root-cause analysis of degradation across coupling optics, alignment features, latch mechanics, and contamination.\n\nStandards, supply chain, and test enablement\n\nMonitor and, where appropriate, participate in relevant standards and consortium activity (Open CPX MSA, IEC and TIA connector standards, OIF) in support of interoperability.\nQualify and manage connector and FAU suppliers, including incoming inspection criteria, pitch and feature tolerance, cleanliness, and lot-to-lot consistency.\nCoordinate with test architecture to ensure the interface delivers known-good-engine test capability.\n\nRequired Qualifications\n\nBS/MS/PhD in Optical Engineering, Mechanical Engineering, Physics, Materials Science, or equivalent practical experience.\n6+ years in optical or photonic packaging or optical interconnect, including ownership of an optical interface taken from development into production or pilot production.\nDirect experience with fiber-optic connector technology: ferrules and guide-pin alignment, expanded-beam or lensed interfaces, and mate/demate qualification.\nTolerance stack analysis and GD&T for sub-micron optical interfaces, including statistical rather than worst-case methods.\nWorking knowledge of fiber-to-chip coupling physics: mode field matching, collimation and beam expansion, angular and lateral sensitivity, polarization effects, and return loss.\nHands-on optical metrology: tunable sources, power meters, insertion and return loss measurement, and interferometric or confocal inspection of interfaces.\nExperience qualifying an optical interface against connector reliability standards.\nWillingness to work in both laboratory and production environments, and professional English across distributed sites and time zones.\n\nPreferred Qualifications\n\nDetachable or pluggable optical interfaces for co-packaged optics, on-board optics, or mid-board optical modules.\nPassive alignment using lithographically defined features; wafer-level optics; micro-lens array design or integration.\nReflow-survivable optical assemblies, including interfaces qualified through a 260 °C profile.\nPrecision manufacturing processes for connector hardware: ferrule molding, precision metal stamping or forming, glass forming, or micro‑machining.\nLens design and tolerancing (Zemax, CODE V, or equivalent).\nSilicon photonics: surface and grating couplers, facet preparation, and PIC-side alignment feature definition.\nParticle and contamination control in optical assembly environments.\nStandards or MSA participation.\nTransfer of a novel optical process into an OSAT without an established reference process.\n\nScope and Impact\nHigh-volume co-packaged optics has not converged on a single fiber coupling architecture. This position determines CspeedIO’s approach, the technical evidence supporting it, and the path to volume manufacture — decisions that propagate into coupler design, test flow, cost structure, and field serviceability.\n#J-18808-Ljbffr","datePosted":"2026-10-04T03:30:45.376Z","dateModified":"2026-10-04T03:30:45.376Z","hiringOrganization":{"@type":"Organization","name":"Cscale","sameAs":"https://jobsearcher.com"},"jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Eastern","addressRegion":"KY","addressCountry":"US"}},"identifier":{"@type":"PropertyValue","name":"JobSearcher","value":"ef256f7c94138ce1ab3733e2"},"url":"https://jobsearcher.com/jobs/ef256f7c94138ce1ab3733e2"}}