{"schemaVersion":"jobsearcher.job.v1","id":"dfd0522301705494ec719081","url":"https://jobsearcher.com/jobs/dfd0522301705494ec719081","canonicalUrl":"https://jobsearcher.com/jobs/dfd0522301705494ec719081","title":"Senior Principal Engineer, Cache Coherency Subsystem Verification","description":"Invent the future with us.\nRecognized by Fast Company’s 2023 100 Best Workplaces for Innovators List, Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient, sustainable cloud computing.\nBy providing a new level of predictable performance, efficiency, and sustainability Ampere is working with leading cloud suppliers and a growing partner ecosystem to deliver cloud instances, servers and embedded/edge products that can handle the compute demands of today and tomorrow.\nJoin us at Ampere and work alongside a passionate and growing team — we’d love to have you apply!\n\nAbout the role:\n\nAs a Senior Principal Cache Coherency Subsystem Verification Engineer, you will the opportunity to work on and lead the verification of a server-class microprocessor-based Coherent Mesh interconnect subsystem. You'll be involved with all aspects of pre-silicon verification of the subsystem to ensure functional correctness and performance of our CPUs. You'll also partner with other teams to accelerate post-silicon validation and debugging of the product.\n\nDesign Verification is an integral part of the chip design process that ensures our customers get the absolute highest quality products that meets their functional and performance requirements. The DV Team at Ampere comprises of stellar folks who have dedicated themselves to the art and fun of design verification. We are a tightly-knit, fast-paced team who work extremely closely with our design and architecture partners to ensure no bug is left behind.\n\nWhat you’ll achieve:\nStrategize and execute cache coherency subsystem verification efforts across verification platforms\nReview architecture and microarchitecture specs and influence design/microarchitecture decisions\nDefine verification strategy and test plans for cache coherency subsystem verification\nArchitect and lead development of verification collateral including test benches, random test generators and checkers\nLead and contribute to day-to-day execution of all verification activities to meet tape out quality requirements\nDefine post-si validation plans and debug post-silicon system level failures\nMentor/guide the work of other engineers to achieve project goals\n\nAbout you:\nMinimum MS & 8 years or BS & 12 years of IP and subsystem design verification experience\nSolid understanding of high-performance multi-core processor architecture and microarchitecture, especially OOO memory and cache coherency protocols\nPrior experience in verifying Arm AMBA (APB/AHB/AXI/ACE/CHI) protocols or other high performance interconnect protocols.\nExperienced in building new verification test benches using industry standard languages like System Verilog, UVM/OVM\nProgramming experience in 1 or more languages common to the industry (e.g., C, C++)\nExperience in automating design/verification tasks using perl/python or other scripting languages\nKnowledge of ARM or x86 memory architecture and assembly language programming\nPrior experience in leading design verification efforts and strong verification mindset with excellent attention to detail\nTechnical leadership skills like ability to articulate vision, inspire the team, plan, and organize team’s work, make difficult decisions\nStrong analytical and problem skills and able to communicate technical concepts, status, and issues clearly\nPrevious experience in CPU/core design verification is preferred\nPrevious experience in emulation, FPGA and post-silicon validation is preferred\nBS/MS Electrical Engineering or Computer Engineering\nWhat we’ll offer:\nAt Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, bonus, equity, and comprehensive benefits. The full base pay range for this role is between $$129,000 and $215,000, except in the San Francisco Bay Area where the range is between $143,000 and $238,000. We offer an annual bonus program tied to internal company goals and annual meritocratic equity awards that enable our employees to participate in the success of the company.\nOur benefits include health, wellness, and financial programs that support employees through every stage of life, with full benefits eligibility at 20 hours per week. Benefits highlights include:\nPremium medical, dental, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future\nUnlimited Flextime and 10+ paid holidays so that you can embrace a healthy work-life balance\nA variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day\nAnd there is much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are passionate about inventing industry leading cloud-native designs that contribute to a more sustainable future. We are excited to share more about our career opportunities with you through the interview process.\n\n#LI-GW1\n#LI-Hybrid","company":"Ampere Computing","rawCompany":"ampere computing","city":"Gladstone","state":"OR","isRemote":false,"isActive":false,"createdAt":"2026-09-17T09:09:24.960Z","occupations":[{"code":"17-2061.00","title":"Computer Hardware Engineers","slug":"computer-hardware-engineers"},{"code":"17-2112.02","title":"Validation Engineers","slug":"validation-engineers"},{"code":"17-2072.00","title":"Electronics Engineers, Except Computer","slug":"electronics-engineers-except-computer"}],"industries":[{"code":"334413","title":"Semiconductor and Related Device Manufacturing","slug":"semiconductor-and-related-device-manufacturing"},{"code":"334111","title":"Electronic Computer Manufacturing","slug":"electronic-computer-manufacturing"},{"code":"541715","title":"Research and Development in the Physical, Engineering, and Life Sciences (except Nanotechnology and Biotechnology)","slug":"research-and-development-in-the-physical-engineering-and-life-sciences-except-nanotechnology-and-biotechnology"}],"jobPosting":{"@context":"https://schema.org","@type":"JobPosting","title":"Senior Principal Engineer, Cache Coherency Subsystem Verification","description":"Invent the future with us.\nRecognized by Fast Company’s 2023 100 Best Workplaces for Innovators List, Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient, sustainable cloud computing.\nBy providing a new level of predictable performance, efficiency, and sustainability Ampere is working with leading cloud suppliers and a growing partner ecosystem to deliver cloud instances, servers and embedded/edge products that can handle the compute demands of today and tomorrow.\nJoin us at Ampere and work alongside a passionate and growing team — we’d love to have you apply!\n\nAbout the role:\n\nAs a Senior Principal Cache Coherency Subsystem Verification Engineer, you will the opportunity to work on and lead the verification of a server-class microprocessor-based Coherent Mesh interconnect subsystem. You'll be involved with all aspects of pre-silicon verification of the subsystem to ensure functional correctness and performance of our CPUs. You'll also partner with other teams to accelerate post-silicon validation and debugging of the product.\n\nDesign Verification is an integral part of the chip design process that ensures our customers get the absolute highest quality products that meets their functional and performance requirements. The DV Team at Ampere comprises of stellar folks who have dedicated themselves to the art and fun of design verification. We are a tightly-knit, fast-paced team who work extremely closely with our design and architecture partners to ensure no bug is left behind.\n\nWhat you’ll achieve:\nStrategize and execute cache coherency subsystem verification efforts across verification platforms\nReview architecture and microarchitecture specs and influence design/microarchitecture decisions\nDefine verification strategy and test plans for cache coherency subsystem verification\nArchitect and lead development of verification collateral including test benches, random test generators and checkers\nLead and contribute to day-to-day execution of all verification activities to meet tape out quality requirements\nDefine post-si validation plans and debug post-silicon system level failures\nMentor/guide the work of other engineers to achieve project goals\n\nAbout you:\nMinimum MS & 8 years or BS & 12 years of IP and subsystem design verification experience\nSolid understanding of high-performance multi-core processor architecture and microarchitecture, especially OOO memory and cache coherency protocols\nPrior experience in verifying Arm AMBA (APB/AHB/AXI/ACE/CHI) protocols or other high performance interconnect protocols.\nExperienced in building new verification test benches using industry standard languages like System Verilog, UVM/OVM\nProgramming experience in 1 or more languages common to the industry (e.g., C, C++)\nExperience in automating design/verification tasks using perl/python or other scripting languages\nKnowledge of ARM or x86 memory architecture and assembly language programming\nPrior experience in leading design verification efforts and strong verification mindset with excellent attention to detail\nTechnical leadership skills like ability to articulate vision, inspire the team, plan, and organize team’s work, make difficult decisions\nStrong analytical and problem skills and able to communicate technical concepts, status, and issues clearly\nPrevious experience in CPU/core design verification is preferred\nPrevious experience in emulation, FPGA and post-silicon validation is preferred\nBS/MS Electrical Engineering or Computer Engineering\nWhat we’ll offer:\nAt Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, bonus, equity, and comprehensive benefits. The full base pay range for this role is between $$129,000 and $215,000, except in the San Francisco Bay Area where the range is between $143,000 and $238,000. We offer an annual bonus program tied to internal company goals and annual meritocratic equity awards that enable our employees to participate in the success of the company.\nOur benefits include health, wellness, and financial programs that support employees through every stage of life, with full benefits eligibility at 20 hours per week. Benefits highlights include:\nPremium medical, dental, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future\nUnlimited Flextime and 10+ paid holidays so that you can embrace a healthy work-life balance\nA variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day\nAnd there is much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are passionate about inventing industry leading cloud-native designs that contribute to a more sustainable future. We are excited to share more about our career opportunities with you through the interview process.\n\n#LI-GW1\n#LI-Hybrid","datePosted":"2026-09-17T09:09:24.960Z","dateModified":"2026-09-17T09:09:24.960Z","hiringOrganization":{"@type":"Organization","name":"Ampere Computing","sameAs":"https://jobsearcher.com"},"jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Gladstone","addressRegion":"OR","addressCountry":"US"}},"identifier":{"@type":"PropertyValue","name":"JobSearcher","value":"dfd0522301705494ec719081"},"url":"https://jobsearcher.com/jobs/dfd0522301705494ec719081"}}