{"schemaVersion":"jobsearcher.job.v1","id":"c8819ded4c838e9fbb6bb7e2","url":"https://jobsearcher.com/jobs/c8819ded4c838e9fbb6bb7e2","canonicalUrl":"https://jobsearcher.com/jobs/c8819ded4c838e9fbb6bb7e2","title":"DFT engineer","description":"Design and implement DFT, including scan, MBIST, ATPG, Sims, Post-Si diagnosis at block and SoC levelExpertise in debugging DFT issues, including ATPG patterns, MBIST implementations, coverageWork in partnership with test engineers to bring up test vectors on silicon and ensure successful testing.Proficiency in Siemens-Tessent, Synopsys for DFT implementation, vector generation, and verification.Verify test patterns using gate-level simulations.Ability to conduct experiments during silicon debug, effectively gather and analyze data to identify root causes.","company":"Cloudious","rawCompany":"cloudious","city":"San Jose","state":"CA","isRemote":false,"isActive":false,"createdAt":"2026-06-07T11:37:28.658Z","occupations":[{"code":"17-2072.00","title":"Electronics Engineers, Except Computer","slug":"electronics-engineers-except-computer"},{"code":"17-2199.00","title":"Engineers, All Other","slug":"engineers-all-other"},{"code":"15-1299.08","title":"Computer Systems Engineers/Architects","slug":"computer-systems-engineers-architects"}],"industries":[{"code":"334413","title":"Semiconductor and Related Device Manufacturing","slug":"semiconductor-and-related-device-manufacturing"},{"code":"541512","title":"Computer Systems Design Services","slug":"computer-systems-design-services"},{"code":"541330","title":"Engineering Services","slug":"engineering-services"}],"jobPosting":{"@context":"https://schema.org","@type":"JobPosting","title":"DFT engineer","description":"Design and implement DFT, including scan, MBIST, ATPG, Sims, Post-Si diagnosis at block and SoC levelExpertise in debugging DFT issues, including ATPG patterns, MBIST implementations, coverageWork in partnership with test engineers to bring up test vectors on silicon and ensure successful testing.Proficiency in Siemens-Tessent, Synopsys for DFT implementation, vector generation, and verification.Verify test patterns using gate-level simulations.Ability to conduct experiments during silicon debug, effectively gather and analyze data to identify root causes.","datePosted":"2026-06-07T11:37:28.658Z","dateModified":"2026-06-07T11:37:28.658Z","hiringOrganization":{"@type":"Organization","name":"Cloudious","sameAs":"https://jobsearcher.com"},"jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Jose","addressRegion":"CA","addressCountry":"US"}},"identifier":{"@type":"PropertyValue","name":"JobSearcher","value":"c8819ded4c838e9fbb6bb7e2"},"url":"https://jobsearcher.com/jobs/c8819ded4c838e9fbb6bb7e2"}}