{"schemaVersion":"jobsearcher.job.v1","id":"b0d5be82c87e27a7fcd3ca50","url":"https://jobsearcher.com/jobs/b0d5be82c87e27a7fcd3ca50","canonicalUrl":"https://jobsearcher.com/jobs/b0d5be82c87e27a7fcd3ca50","title":"Design Verification Engineer","description":"Job Summary\nWe invite you to join our highly motivated team of consultants, providing clients with the very best in verification. You will be exposed to a diverse range of designs and application areas. We work on leading edge Audio, Automotive, Comms, Processors, Space, Video and more.\nYou will have the opportunity to travel, present at conferences, win Best Paper awards, or get involved with industry standards. We do it all. In addition to being good, we like to be seen to be good.\nAs a permanent full-time employee of Verilab, you will be responsible for all aspects of verification planning, management and implementation. You will be directly involved with helping build and grow client relationships.\nYou will be working alongside some of the smartest people in the industry. Verilab is a company where your skills will be tested, nurtured, and where your contribution makes a difference.\nKey Qualifications\nBSc/MSc in Electronic Engineering, Computer Engineering, or Computer Science.\n7 years of project-proven verification experience.\nExperienced SystemVerilog/UVM developer:\nBlock and integration-level\nCoverage-driven, self-checking verification environments from scratch\nHigh-level sequence-based stimulus\nComplex transaction-based checkers (e.g. scoreboards with data translation and ordering)\nRegister models\nSpecification level checks for several different protocols, e.g. AXI, DDRx, PCIe, USBx.\nVerification planning:\nRequirements capture and traceability\nEstimation, prioritizing\nMetrics used to determine verification closure\nOwnership of work, from planning to implementation.\nExperience dealing directly with strict deadlines and technical challenges.\nEffective communication and collaboration with others.\nOther Interesting Qualifications\nSpecman/e expertise to a similar level.\nC/C++ developing, or integrating, reference models into SystemVerilog/UVM environments.\nFormal Verification: Formal Property Verification, Proof Kits.\nExperience leading a technical team, including mentoring, training, and performing technical peer reviews.\nEmbedded programming for ARM, or GPU processors.\nPython or Perl.\nVerilab is an established international professional services firm of verification experts. Founded in 2000, we specialize in solving the toughest functional verification problems for ASIC, FPGA and independent IP development. Our work ranges from rescuing projects struggling with verification, through sophisticated verification IP development, to complete methodology engineering. We innovate, implement, manage and coach.\nBenefits\nFull-time permanent employee with competitive salary.\n20 days paid vacation and observed holidays.\n401k Matching up to 6%.\nMedical, dental, vision, term life, AD&D, and disability (100% of all premiums covered by Verilab).\nEligibility for bonuses.\nBirthday gifts.\nBook budget.\nLeading industry career and personal development training.\nAdditional Requirements\nAll candidates must be eligible to work in the United States.\nThe ability to travel is required.\nwnqeCZYRbT","company":"Verilab","rawCompany":"verilab","city":"Remote","state":"OR","isRemote":false,"isActive":false,"createdAt":"2026-04-12T20:24:31.171Z","occupations":[{"code":"17-2112.02","title":"Validation Engineers","slug":"validation-engineers"},{"code":"17-2072.00","title":"Electronics Engineers, Except Computer","slug":"electronics-engineers-except-computer"},{"code":"17-2199.00","title":"Engineers, All Other","slug":"engineers-all-other"}],"industries":[{"code":"541330","title":"Engineering Services","slug":"engineering-services"},{"code":"541512","title":"Computer Systems Design Services","slug":"computer-systems-design-services"},{"code":"334418","title":"Printed Circuit Assembly (Electronic Assembly) Manufacturing","slug":"printed-circuit-assembly-electronic-assembly-manufacturing"}],"jobPosting":{"@context":"https://schema.org","@type":"JobPosting","title":"Design Verification Engineer","description":"Job Summary\nWe invite you to join our highly motivated team of consultants, providing clients with the very best in verification. You will be exposed to a diverse range of designs and application areas. We work on leading edge Audio, Automotive, Comms, Processors, Space, Video and more.\nYou will have the opportunity to travel, present at conferences, win Best Paper awards, or get involved with industry standards. We do it all. In addition to being good, we like to be seen to be good.\nAs a permanent full-time employee of Verilab, you will be responsible for all aspects of verification planning, management and implementation. You will be directly involved with helping build and grow client relationships.\nYou will be working alongside some of the smartest people in the industry. Verilab is a company where your skills will be tested, nurtured, and where your contribution makes a difference.\nKey Qualifications\nBSc/MSc in Electronic Engineering, Computer Engineering, or Computer Science.\n7 years of project-proven verification experience.\nExperienced SystemVerilog/UVM developer:\nBlock and integration-level\nCoverage-driven, self-checking verification environments from scratch\nHigh-level sequence-based stimulus\nComplex transaction-based checkers (e.g. scoreboards with data translation and ordering)\nRegister models\nSpecification level checks for several different protocols, e.g. AXI, DDRx, PCIe, USBx.\nVerification planning:\nRequirements capture and traceability\nEstimation, prioritizing\nMetrics used to determine verification closure\nOwnership of work, from planning to implementation.\nExperience dealing directly with strict deadlines and technical challenges.\nEffective communication and collaboration with others.\nOther Interesting Qualifications\nSpecman/e expertise to a similar level.\nC/C++ developing, or integrating, reference models into SystemVerilog/UVM environments.\nFormal Verification: Formal Property Verification, Proof Kits.\nExperience leading a technical team, including mentoring, training, and performing technical peer reviews.\nEmbedded programming for ARM, or GPU processors.\nPython or Perl.\nVerilab is an established international professional services firm of verification experts. Founded in 2000, we specialize in solving the toughest functional verification problems for ASIC, FPGA and independent IP development. Our work ranges from rescuing projects struggling with verification, through sophisticated verification IP development, to complete methodology engineering. We innovate, implement, manage and coach.\nBenefits\nFull-time permanent employee with competitive salary.\n20 days paid vacation and observed holidays.\n401k Matching up to 6%.\nMedical, dental, vision, term life, AD&D, and disability (100% of all premiums covered by Verilab).\nEligibility for bonuses.\nBirthday gifts.\nBook budget.\nLeading industry career and personal development training.\nAdditional Requirements\nAll candidates must be eligible to work in the United States.\nThe ability to travel is required.\nwnqeCZYRbT","datePosted":"2026-04-12T20:24:31.171Z","dateModified":"2026-04-12T20:24:31.171Z","hiringOrganization":{"@type":"Organization","name":"Verilab","sameAs":"https://jobsearcher.com"},"jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Remote","addressRegion":"OR","addressCountry":"US"}},"identifier":{"@type":"PropertyValue","name":"JobSearcher","value":"b0d5be82c87e27a7fcd3ca50"},"url":"https://jobsearcher.com/jobs/b0d5be82c87e27a7fcd3ca50"}}