{"schemaVersion":"jobsearcher.job.v1","id":"8a8a01bced4ee6edaca783f3","url":"https://jobsearcher.com/jobs/8a8a01bced4ee6edaca783f3","canonicalUrl":"https://jobsearcher.com/jobs/8a8a01bced4ee6edaca783f3","title":"Principal CAD Engineer","description":"Description\n\nInvent the future with us.\n\nAmpere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute.\n\nAs a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications.\n\nJoin us at Ampere and work alongside a passionate and growing team - we’d love to have you apply!\n\nAbout the role:\nWe are looking for an experienced Principal CAD Engineer to join a small but growing Processor Design group, advancing the art of high-performance implementation and physical design. Ideal candidates will develop and maintain physical design flows for high performance designs and contribute to PPA related methodology changes across multiple projects and technology nodes.\nWhat you’ll achieve:\nDrive development and continuous improvement of synthesis and physical design methodology with a focus on maximizing Power, Performance and Area (PPA)\nCollaborate closely with implementation and physical design teams to optimize PPA metrics across multiple projects\nAnalyze the impact of technology and design changes on PPA at block and full chip level\nIdentify PPA bottlenecks and develop solutions that balance timing, area, power and routability\nDebug flow issues and implement robust automation for scalable deployment across various advanced technologies and design teams\nAbout you:\n\nProven experience driving PPA optimization across physical design flows – from synthesis to sign-off at advanced technology nodes\n\nSuccess in delivering block or chip-level designs with aggressive PPA targets\n\nExperience in low power design and implementation techniques using UPF/CPF\n\nProficiency in hierarchical P&R, floorplanning, pin-assignment, clock-distribution, critical-signal handling, hierarchical abstractions (black-box, ILM, etc.)\n\nProficient in scripting using Tcl, Perl, Python, Makefile, etc\n\nExpertise in developing scalable CAD infrastructure and automation frameworks for PPA regressions\n\nFamiliar with chip-finishing and sign-off processes including metal-fill, spare-cells, DFM, boundary-cell insertion, etc\n\nExperience with EDA tools such as Cadence Genus, Innovus, Mentor Calibre, etc\n\nExcellent communication, analytical and debugging skills\n\nElectrical or Computer Engineering - Bachelor’s degree & 8 years of related experience; or Master's degree & 6 years; or PhD & 3 years\n\nWhat we’ll offer:\n\nAt Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long-term incentive, and comprehensive benefits. The full base pay range for this role is between $195,000 and $292,000.\nOur benefits include health, wellness, and financial programs that support employees through every stage of life.\nBenefit highlights include:\nPremium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future.\nUnlimited Flextime and 10+ paid holidays so that you can embrace a healthy work-life balance.\nA variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day.\nAnd there is much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are excited to share more about our career opportunities with you through the interview process.\n\n#LI-TC\n#LI-Hybrid\n\nAmpere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law.","company":"Ampere Computing","rawCompany":"ampere computing","city":"Santa Clara","state":"CA","isRemote":false,"isActive":false,"createdAt":"2026-08-05T15:44:24.636Z","occupations":[{"code":"17-2199.00","title":"Engineers, All Other","slug":"engineers-all-other"},{"code":"17-2071.00","title":"Electrical Engineers","slug":"electrical-engineers"},{"code":"17-2072.00","title":"Electronics Engineers, Except Computer","slug":"electronics-engineers-except-computer"}],"industries":[{"code":"541715","title":"Research and Development in the Physical, Engineering, and Life Sciences (except Nanotechnology and Biotechnology)","slug":"research-and-development-in-the-physical-engineering-and-life-sciences-except-nanotechnology-and-biotechnology"},{"code":"541330","title":"Engineering Services","slug":"engineering-services"},{"code":"334413","title":"Semiconductor and Related Device Manufacturing","slug":"semiconductor-and-related-device-manufacturing"}],"jobPosting":{"@context":"https://schema.org","@type":"JobPosting","title":"Principal CAD Engineer","description":"Description\n\nInvent the future with us.\n\nAmpere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute.\n\nAs a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications.\n\nJoin us at Ampere and work alongside a passionate and growing team - we’d love to have you apply!\n\nAbout the role:\nWe are looking for an experienced Principal CAD Engineer to join a small but growing Processor Design group, advancing the art of high-performance implementation and physical design. Ideal candidates will develop and maintain physical design flows for high performance designs and contribute to PPA related methodology changes across multiple projects and technology nodes.\nWhat you’ll achieve:\nDrive development and continuous improvement of synthesis and physical design methodology with a focus on maximizing Power, Performance and Area (PPA)\nCollaborate closely with implementation and physical design teams to optimize PPA metrics across multiple projects\nAnalyze the impact of technology and design changes on PPA at block and full chip level\nIdentify PPA bottlenecks and develop solutions that balance timing, area, power and routability\nDebug flow issues and implement robust automation for scalable deployment across various advanced technologies and design teams\nAbout you:\n\nProven experience driving PPA optimization across physical design flows – from synthesis to sign-off at advanced technology nodes\n\nSuccess in delivering block or chip-level designs with aggressive PPA targets\n\nExperience in low power design and implementation techniques using UPF/CPF\n\nProficiency in hierarchical P&R, floorplanning, pin-assignment, clock-distribution, critical-signal handling, hierarchical abstractions (black-box, ILM, etc.)\n\nProficient in scripting using Tcl, Perl, Python, Makefile, etc\n\nExpertise in developing scalable CAD infrastructure and automation frameworks for PPA regressions\n\nFamiliar with chip-finishing and sign-off processes including metal-fill, spare-cells, DFM, boundary-cell insertion, etc\n\nExperience with EDA tools such as Cadence Genus, Innovus, Mentor Calibre, etc\n\nExcellent communication, analytical and debugging skills\n\nElectrical or Computer Engineering - Bachelor’s degree & 8 years of related experience; or Master's degree & 6 years; or PhD & 3 years\n\nWhat we’ll offer:\n\nAt Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long-term incentive, and comprehensive benefits. The full base pay range for this role is between $195,000 and $292,000.\nOur benefits include health, wellness, and financial programs that support employees through every stage of life.\nBenefit highlights include:\nPremium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future.\nUnlimited Flextime and 10+ paid holidays so that you can embrace a healthy work-life balance.\nA variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day.\nAnd there is much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are excited to share more about our career opportunities with you through the interview process.\n\n#LI-TC\n#LI-Hybrid\n\nAmpere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law.","datePosted":"2026-08-05T15:44:24.636Z","dateModified":"2026-08-05T15:44:24.636Z","hiringOrganization":{"@type":"Organization","name":"Ampere Computing","sameAs":"https://jobsearcher.com"},"jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Santa Clara","addressRegion":"CA","addressCountry":"US"}},"identifier":{"@type":"PropertyValue","name":"JobSearcher","value":"8a8a01bced4ee6edaca783f3"},"url":"https://jobsearcher.com/jobs/8a8a01bced4ee6edaca783f3"}}