{"schemaVersion":"jobsearcher.job.v1","id":"535e6cbed58d8aa23babf4c3","url":"https://jobsearcher.com/jobs/535e6cbed58d8aa23babf4c3","canonicalUrl":"https://jobsearcher.com/jobs/535e6cbed58d8aa23babf4c3","title":"Verification Engineering Lead/Manager","description":"The position involves designing, developing and deploying UVM based Testbenches for multi-core, multi-threaded processor subsystems with emphasis on verifying and signing off performance and power along with functionality for mixed signal SOC. The candidate should have worked on architecture of chip-level testbenches and verification of SoCs and chipsets with ARM/RISC-V processor technology and AMBA AHB/AXI/APB along with high-speed interfaces like PCIe, MIPI, USB, Ethernet, Mobile DDR and Quad/Octa-SPI and peripheral interfaces like SDIO, UART, I2S, I2C, PWM, QEI, CAN, Ethernet, PCIe, UCIe as well as Mixed Signal AMS simulation environment.\n\nLead the SOC and Mixed signal verification team and efforts\n\nBuild capable verification team and manage the tasks and the team to get to tape out on agreed upon schedule and to Production with Agreed upon turns. Revision 0 Silicon success is highly desired.\n\nDevelop and signoff on test plans and test cases\n\nStrong knowledge of digital design and two or three of AMBA AHB/AXI/APB based SoC Architecture, ADC/DAC, PCIe, Ethernet, CAN, LPDDR interfaces.\n\nstrong knowledge of Verilog, System Verilog, UVM, C/C++\n\nExperience in usage of assertions, constrained random generation, functional/code coverage\n\nKnowledge of scripting languages like Perl, Python, TCL, Linux shells to achieve automation of verification methodologies and flows\n\nAnalytical debugging skills\n\nExcellent team building and management skills\n\nBS in EE with 8+ years of experience or MS in EE with 6+ year experience\n\nKnowledge of at least one of high-speed interfaces like USB, MIPI, PCIe, Ethernet, DP,\n\nKnowledge of two or three of peripheral interfaces like SDIO, UART, I2S, I2C, PWM, SPI\n\nExperience managing a verification team\n\nStrong knowledge with ASIC Simulation Tool & Verification Language: all sign-off simulators, Verdi/Siloti\n\nFluent in verification languages such as UVM/OVM/System Verilog, Vera, Verilog\n\nExperience in writing Test-plans and creating directed and random test cases\n\nStrong scripting skills in Perl, Python, Linux shells etc.\n\nStrong problem-solving skill to quickly identify and provide solution under tight schedule pressure\n\nStrong analytical problem solving and attention to details\n\nTeam player with interest in filing up gaps in product development as needed\n\nGood written and verbal communication skills\n\nGood technical documentation skills\n\nGood interpersonal skills, self-motivated, self-starter\n\nDevelop the Test benchses for AMS and FC simulations\n\nBe UPF Aware.\n\nDevelop the tests to get 95+% coverage for the simulations\n\nWork with Design team to debug any failures\n\nIntegrate and run the BIST and DFT gate level sims.\n\nDo code, line and toggle coverage and other metrics.\n\nRun daily and weekly regressions and publish results\n\nResponsible for FC RTL, Gate level simulations\n\nBe a mentor and lead a team of Verification engineers\n\nWork with Systems and Test engineering team to help validate the parts and release them to production\n\n#J-18808-Ljbffr","company":"Omnidesigntech","rawCompany":"omnidesigntech","city":"Milpitas","state":"CA","isRemote":false,"isActive":false,"createdAt":"2026-07-16T03:41:13.933Z","occupations":[{"code":"17-2112.02","title":"Validation Engineers","slug":"validation-engineers"},{"code":"17-2061.00","title":"Computer Hardware Engineers","slug":"computer-hardware-engineers"},{"code":"17-2072.00","title":"Electronics Engineers, Except Computer","slug":"electronics-engineers-except-computer"}],"industries":[{"code":"334413","title":"Semiconductor and Related Device Manufacturing","slug":"semiconductor-and-related-device-manufacturing"},{"code":"541715","title":"Research and Development in the Physical, Engineering, and Life Sciences (except Nanotechnology and Biotechnology)","slug":"research-and-development-in-the-physical-engineering-and-life-sciences-except-nanotechnology-and-biotechnology"},{"code":"334111","title":"Electronic Computer Manufacturing","slug":"electronic-computer-manufacturing"}],"jobPosting":{"@context":"https://schema.org","@type":"JobPosting","title":"Verification Engineering Lead/Manager","description":"The position involves designing, developing and deploying UVM based Testbenches for multi-core, multi-threaded processor subsystems with emphasis on verifying and signing off performance and power along with functionality for mixed signal SOC. The candidate should have worked on architecture of chip-level testbenches and verification of SoCs and chipsets with ARM/RISC-V processor technology and AMBA AHB/AXI/APB along with high-speed interfaces like PCIe, MIPI, USB, Ethernet, Mobile DDR and Quad/Octa-SPI and peripheral interfaces like SDIO, UART, I2S, I2C, PWM, QEI, CAN, Ethernet, PCIe, UCIe as well as Mixed Signal AMS simulation environment.\n\nLead the SOC and Mixed signal verification team and efforts\n\nBuild capable verification team and manage the tasks and the team to get to tape out on agreed upon schedule and to Production with Agreed upon turns. Revision 0 Silicon success is highly desired.\n\nDevelop and signoff on test plans and test cases\n\nStrong knowledge of digital design and two or three of AMBA AHB/AXI/APB based SoC Architecture, ADC/DAC, PCIe, Ethernet, CAN, LPDDR interfaces.\n\nstrong knowledge of Verilog, System Verilog, UVM, C/C++\n\nExperience in usage of assertions, constrained random generation, functional/code coverage\n\nKnowledge of scripting languages like Perl, Python, TCL, Linux shells to achieve automation of verification methodologies and flows\n\nAnalytical debugging skills\n\nExcellent team building and management skills\n\nBS in EE with 8+ years of experience or MS in EE with 6+ year experience\n\nKnowledge of at least one of high-speed interfaces like USB, MIPI, PCIe, Ethernet, DP,\n\nKnowledge of two or three of peripheral interfaces like SDIO, UART, I2S, I2C, PWM, SPI\n\nExperience managing a verification team\n\nStrong knowledge with ASIC Simulation Tool & Verification Language: all sign-off simulators, Verdi/Siloti\n\nFluent in verification languages such as UVM/OVM/System Verilog, Vera, Verilog\n\nExperience in writing Test-plans and creating directed and random test cases\n\nStrong scripting skills in Perl, Python, Linux shells etc.\n\nStrong problem-solving skill to quickly identify and provide solution under tight schedule pressure\n\nStrong analytical problem solving and attention to details\n\nTeam player with interest in filing up gaps in product development as needed\n\nGood written and verbal communication skills\n\nGood technical documentation skills\n\nGood interpersonal skills, self-motivated, self-starter\n\nDevelop the Test benchses for AMS and FC simulations\n\nBe UPF Aware.\n\nDevelop the tests to get 95+% coverage for the simulations\n\nWork with Design team to debug any failures\n\nIntegrate and run the BIST and DFT gate level sims.\n\nDo code, line and toggle coverage and other metrics.\n\nRun daily and weekly regressions and publish results\n\nResponsible for FC RTL, Gate level simulations\n\nBe a mentor and lead a team of Verification engineers\n\nWork with Systems and Test engineering team to help validate the parts and release them to production\n\n#J-18808-Ljbffr","datePosted":"2026-07-16T03:41:13.933Z","dateModified":"2026-07-16T03:41:13.933Z","hiringOrganization":{"@type":"Organization","name":"Omnidesigntech","sameAs":"https://jobsearcher.com"},"jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Milpitas","addressRegion":"CA","addressCountry":"US"}},"identifier":{"@type":"PropertyValue","name":"JobSearcher","value":"535e6cbed58d8aa23babf4c3"},"url":"https://jobsearcher.com/jobs/535e6cbed58d8aa23babf4c3"}}