{"schemaVersion":"jobsearcher.job.v1","id":"3d05630ceb06c2eb5ead8dd6","url":"https://jobsearcher.com/jobs/3d05630ceb06c2eb5ead8dd6","canonicalUrl":"https://jobsearcher.com/jobs/3d05630ceb06c2eb5ead8dd6","title":"RTL Design Engineer - Memory/PHY (DDR/PHY)","description":"WHAT YOU DO AT AMD CHANGES EVERYTHING\r\nAt AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.\r\nTHE ROLE\r\nAMD is seeking a Silicon Design Lead to join a high-performing team responsible for the design and development of complex silicon IP. This is an RTL design role focused on digital design for memory/PHY (DDR/PHY) subsystems, working across architecture, verification, and physical design to deliver high-performance solutions.\r\nTHE PERSON\r\nYou are a highly experienced RTL design engineer with strong technical judgment and the ability to lead workstreams across a small team. You communicate clearly, collaborate effectively across organizations, and take ownership of complex design challenges.\r\nYou are comfortable providing technical leadership of a small team and driving execution, with the expectation that this role focuses on managing work.\r\nKEY RESPONSIBILITIES\r\n\r\nOwn microarchitectural design and RTL implementation of major IP features and sub-systems\r\nDrive PHY digital architecture development from pathfinding and high-level architecture to RTL coding, verification, and support for physical implementation\r\nInterpret and apply JEDEC DDR/LPDDR specifications to ensure standards-compliant PHY and controller behavior\r\nCollaborate closely with the Firmware team to define, implement, and optimize firmware sequences and algorithms\r\nSynthesis, STA, CDC/RDC, UPF Design/Simulation, Power optimization, Gate sim\r\nAnalyze RTL design for power, performance, and area (PPA); guide optimization strategies and tradeoffs\r\nPartner with Design Verification teams to define verification strategies and ensure robust coverage of design features (including UVM-based environments)\r\nDrive timing synthesis, constraints definition, and support backend teams through physical implementation and signoff\r\nLead and participate in design specification reviews, microarchitecture reviews, and RTL code reviews; enforce high-quality design practices\r\nIntroduce, evaluate, and deploy new EDA tools, scripts, and methodologies into the workflow to improve productivity and quality\r\nProvide technical leadership, mentorship, and day-to-day guidance to junior and intermediate engineers\r\nCollaborate with cross-functional teams (architecture, analog/mixed-signal, PD, FW, verification) to resolve complex integration issues\r\n\r\nPREFERRED EXPERIENCE\r\n\r\n\r\nSolid industry experience in digital design engineering, with a focus on complex SoC/IP blocks.\r\n\r\n\r\nStrong experience with DDR / LPDDR PHY and/or Memory Controller design, including:\r\n\r\n\r\n\r\n\r\n\r\nGood working knowledge of JEDEC DDR/LPDDR specifications\r\n\r\n\r\nExperience translating spec requirements into microarchitecture and RTL\r\n\r\n\r\nExcellent knowledge of Verilog and SystemVerilog for design; C/C++ experience is a strong plus\r\n\r\n\r\nProficient with scripting for automation and flow development; experience with Python is preferred\r\n\r\n\r\nDemonstrated ability to bring up and deploy new EDA tools and methodologies into an existing design flow (e.g., lint/CDC/Formal, power analysis, synthesis, static timing, coverage, regression infrastructure)\r\n\r\n\r\nProficient in debugging firmware and RTL code using simulation and waveform tools\r\n\r\n\r\nExperience working with UVM testbenches and verification environments\r\n\r\n\r\nComfortable working in Linux-based development environments; familiarity with Windows is a plus.\r\n\r\n\r\nKnowledge of clocking architectures, synchronization techniques, and CDC (Clock Domain Crossing) methodology\r\n\r\n\r\nStrong understanding of computer organization and microarchitecture\r\n\r\n\r\nMixed-signal RTL experience (e.g., interfaces to analog front-ends, calibration/control logic) is a plus\r\n\r\n\r\nDemonstrated leadership experience:\r\n\r\n\r\n\r\n\r\n\r\nLeading small design teams or technical sub-projects\r\n\r\n\r\nProviding mentorship, code reviews, and technical guidance to junior engineers\r\n\r\n\r\nInfluencing architectural and methodology decisions\r\n\r\n\r\nACADEMIC CREDENTIALS\r\n\r\nBachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field (preferred)\r\n\r\nLOCATION: Austin, TX, Rest of USA\r\nThis role is not eligible for visa sponsorship.\r\n*\r\nLI-MO2\r\nLI-Hybrid\r\nBenefits offered are described: AMD benefits at a glance.\r\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.\r\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's \"Responsible AI Policy\" is available here.\r\nThis posting is for an existing vacancy.","company":"Advanced Micro Devices","rawCompany":"advanced micro devices","city":"Austin","state":"TX","isRemote":false,"isActive":false,"createdAt":"2026-05-17T03:18:49.178Z","occupations":[{"code":"17-2061.00","title":"Computer Hardware Engineers","slug":"computer-hardware-engineers"},{"code":"17-2072.00","title":"Electronics Engineers, Except Computer","slug":"electronics-engineers-except-computer"},{"code":"17-2199.06","title":"Microsystems Engineers","slug":"microsystems-engineers"}],"industries":[{"code":"334413","title":"Semiconductor and Related Device Manufacturing","slug":"semiconductor-and-related-device-manufacturing"},{"code":"334111","title":"Electronic Computer Manufacturing","slug":"electronic-computer-manufacturing"},{"code":"334419","title":"Other Electronic Component Manufacturing","slug":"other-electronic-component-manufacturing"}],"jobPosting":{"@context":"https://schema.org","@type":"JobPosting","title":"RTL Design Engineer - Memory/PHY (DDR/PHY)","description":"WHAT YOU DO AT AMD CHANGES EVERYTHING\r\nAt AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.\r\nTHE ROLE\r\nAMD is seeking a Silicon Design Lead to join a high-performing team responsible for the design and development of complex silicon IP. This is an RTL design role focused on digital design for memory/PHY (DDR/PHY) subsystems, working across architecture, verification, and physical design to deliver high-performance solutions.\r\nTHE PERSON\r\nYou are a highly experienced RTL design engineer with strong technical judgment and the ability to lead workstreams across a small team. You communicate clearly, collaborate effectively across organizations, and take ownership of complex design challenges.\r\nYou are comfortable providing technical leadership of a small team and driving execution, with the expectation that this role focuses on managing work.\r\nKEY RESPONSIBILITIES\r\n\r\nOwn microarchitectural design and RTL implementation of major IP features and sub-systems\r\nDrive PHY digital architecture development from pathfinding and high-level architecture to RTL coding, verification, and support for physical implementation\r\nInterpret and apply JEDEC DDR/LPDDR specifications to ensure standards-compliant PHY and controller behavior\r\nCollaborate closely with the Firmware team to define, implement, and optimize firmware sequences and algorithms\r\nSynthesis, STA, CDC/RDC, UPF Design/Simulation, Power optimization, Gate sim\r\nAnalyze RTL design for power, performance, and area (PPA); guide optimization strategies and tradeoffs\r\nPartner with Design Verification teams to define verification strategies and ensure robust coverage of design features (including UVM-based environments)\r\nDrive timing synthesis, constraints definition, and support backend teams through physical implementation and signoff\r\nLead and participate in design specification reviews, microarchitecture reviews, and RTL code reviews; enforce high-quality design practices\r\nIntroduce, evaluate, and deploy new EDA tools, scripts, and methodologies into the workflow to improve productivity and quality\r\nProvide technical leadership, mentorship, and day-to-day guidance to junior and intermediate engineers\r\nCollaborate with cross-functional teams (architecture, analog/mixed-signal, PD, FW, verification) to resolve complex integration issues\r\n\r\nPREFERRED EXPERIENCE\r\n\r\n\r\nSolid industry experience in digital design engineering, with a focus on complex SoC/IP blocks.\r\n\r\n\r\nStrong experience with DDR / LPDDR PHY and/or Memory Controller design, including:\r\n\r\n\r\n\r\n\r\n\r\nGood working knowledge of JEDEC DDR/LPDDR specifications\r\n\r\n\r\nExperience translating spec requirements into microarchitecture and RTL\r\n\r\n\r\nExcellent knowledge of Verilog and SystemVerilog for design; C/C++ experience is a strong plus\r\n\r\n\r\nProficient with scripting for automation and flow development; experience with Python is preferred\r\n\r\n\r\nDemonstrated ability to bring up and deploy new EDA tools and methodologies into an existing design flow (e.g., lint/CDC/Formal, power analysis, synthesis, static timing, coverage, regression infrastructure)\r\n\r\n\r\nProficient in debugging firmware and RTL code using simulation and waveform tools\r\n\r\n\r\nExperience working with UVM testbenches and verification environments\r\n\r\n\r\nComfortable working in Linux-based development environments; familiarity with Windows is a plus.\r\n\r\n\r\nKnowledge of clocking architectures, synchronization techniques, and CDC (Clock Domain Crossing) methodology\r\n\r\n\r\nStrong understanding of computer organization and microarchitecture\r\n\r\n\r\nMixed-signal RTL experience (e.g., interfaces to analog front-ends, calibration/control logic) is a plus\r\n\r\n\r\nDemonstrated leadership experience:\r\n\r\n\r\n\r\n\r\n\r\nLeading small design teams or technical sub-projects\r\n\r\n\r\nProviding mentorship, code reviews, and technical guidance to junior engineers\r\n\r\n\r\nInfluencing architectural and methodology decisions\r\n\r\n\r\nACADEMIC CREDENTIALS\r\n\r\nBachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field (preferred)\r\n\r\nLOCATION: Austin, TX, Rest of USA\r\nThis role is not eligible for visa sponsorship.\r\n*\r\nLI-MO2\r\nLI-Hybrid\r\nBenefits offered are described: AMD benefits at a glance.\r\nAMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.\r\nAMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's \"Responsible AI Policy\" is available here.\r\nThis posting is for an existing vacancy.","datePosted":"2026-05-17T03:18:49.178Z","dateModified":"2026-05-17T03:18:49.178Z","hiringOrganization":{"@type":"Organization","name":"Advanced Micro Devices","sameAs":"https://jobsearcher.com"},"jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Austin","addressRegion":"TX","addressCountry":"US"}},"identifier":{"@type":"PropertyValue","name":"JobSearcher","value":"3d05630ceb06c2eb5ead8dd6"},"url":"https://jobsearcher.com/jobs/3d05630ceb06c2eb5ead8dd6"}}