{"schemaVersion":"jobsearcher.job.v1","id":"0e37e95b0e04e1685e35183f","url":"https://jobsearcher.com/jobs/0e37e95b0e04e1685e35183f","canonicalUrl":"https://jobsearcher.com/jobs/0e37e95b0e04e1685e35183f","title":"DFT Principal engineer","description":"Role: DFT Principal engineerLocation: Santa Clara, CAPosition Duration: Direct Hire (Full Time)Job DescriptionExperience in Scan Insertion, ATPG, MBISTRequired Skills: Scan insertion, ATPG Validation for SOC.Experience with Tessent and Modus for stuck-at and transition (at-speed) fault models, including coverage analysis and test point insertion.Experience on SGDFT, Coverage Analysis & Improvement on SCAN, ATPG, Scan insertion(Quick Synth flow using FC), Standalone Scan insertion flow using DC, MBIST insertionGood hands-on experience with ATPG GLS(ZD +SDF) simulation debugsWorking experience on SSN Pattern Retarget & FC/SOC GLS validationTool flows: Mentor Graphics Tessent Scan , Tessent TestKompress, and Synopsys tools FC Compiler, Tetramax, VCS,Verdi, Spyglass and Cadence Xcelium tool .Experience of working in Intel environment","company":"Delta System Software","rawCompany":"delta system software","city":"San Jose","state":"CA","isRemote":false,"isActive":false,"createdAt":"2026-09-11T09:15:40.511Z","occupations":[{"code":"15-1299.08","title":"Computer Systems Engineers/Architects","slug":"computer-systems-engineers-architects"},{"code":"17-2199.00","title":"Engineers, All Other","slug":"engineers-all-other"},{"code":"15-1252.00","title":"Software Developers","slug":"software-developers"}],"industries":[{"code":"541512","title":"Computer Systems Design Services","slug":"computer-systems-design-services"},{"code":"541715","title":"Research and Development in the Physical, Engineering, and Life Sciences (except Nanotechnology and Biotechnology)","slug":"research-and-development-in-the-physical-engineering-and-life-sciences-except-nanotechnology-and-biotechnology"},{"code":"334413","title":"Semiconductor and Related Device Manufacturing","slug":"semiconductor-and-related-device-manufacturing"}],"jobPosting":{"@context":"https://schema.org","@type":"JobPosting","title":"DFT Principal engineer","description":"Role: DFT Principal engineerLocation: Santa Clara, CAPosition Duration: Direct Hire (Full Time)Job DescriptionExperience in Scan Insertion, ATPG, MBISTRequired Skills: Scan insertion, ATPG Validation for SOC.Experience with Tessent and Modus for stuck-at and transition (at-speed) fault models, including coverage analysis and test point insertion.Experience on SGDFT, Coverage Analysis & Improvement on SCAN, ATPG, Scan insertion(Quick Synth flow using FC), Standalone Scan insertion flow using DC, MBIST insertionGood hands-on experience with ATPG GLS(ZD +SDF) simulation debugsWorking experience on SSN Pattern Retarget & FC/SOC GLS validationTool flows: Mentor Graphics Tessent Scan , Tessent TestKompress, and Synopsys tools FC Compiler, Tetramax, VCS,Verdi, Spyglass and Cadence Xcelium tool .Experience of working in Intel environment","datePosted":"2026-09-11T09:15:40.511Z","dateModified":"2026-09-11T09:15:40.511Z","hiringOrganization":{"@type":"Organization","name":"Delta System Software","sameAs":"https://jobsearcher.com"},"jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"San Jose","addressRegion":"CA","addressCountry":"US"}},"identifier":{"@type":"PropertyValue","name":"JobSearcher","value":"0e37e95b0e04e1685e35183f"},"url":"https://jobsearcher.com/jobs/0e37e95b0e04e1685e35183f"}}