{"schemaVersion":"jobsearcher.job.v1","id":"054cc3dda7e1ba2d05a0e49f","url":"https://jobsearcher.com/jobs/054cc3dda7e1ba2d05a0e49f","canonicalUrl":"https://jobsearcher.com/jobs/054cc3dda7e1ba2d05a0e49f","title":"AI GPU Cache Designer","description":"Job Details:Job Description:The Role and Impact As a SoC Cache Design Engineer, you will play a pivotal role in developing cutting-edge Cache subsystem design for Intel’s AI SoCs. You will drive the micro architecture, register transfer level (RTL) coding, subsystem integration, and simulation processes to deliver high-quality, fully verified Cache that meet power, performance, and area targets. Your work will directly contribute to Intel’s groundbreaking AI hardware solutions, ensuring they meet the rigorous demands of modern applications. Business group Intel’s AI SoC organization is at the forefront of developing innovative products that power AI applications across diverse domains. From edge devices to data center accelerators, our team focuses on delivering high-performance, efficient, and scalable hardware solutions. As part of this group, you will collaborate with world-class engineers to advance Intel’s leadership in AI hardware development and help shape the future of intelligent computing.\r\nEvaluate architectural trade-offs to align design features with performance targets, power constraints, and system limitations.\r\nDefine and document microarchitecture specifications for complex SoC IP blocks, implement RTL in Verilog/SystemVerilog, and deliver synthesis- and timing-clean designs.\r\nCollaborate closely with verification teams to ensure comprehensive validation and coverage of all design aspects.\r\nDevelop and maintain timing constraints for IP blocks, supporting physical design teams in synthesis, timing closure, and formal equivalence checks.\r\nLead silicon bring-up efforts, including post-silicon validation, debug, and performance analysis.\r\nMentor junior engineers and contribute to advancing best practices for design methodology and quality assurance.\r\nQualifications:Minimum Qualifications - Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field, with 12+ years of experience in RTL design for ASIC/SoC development; OR Master’s degree in relevant field with 8+ years of experience; OR PhD in relevant field with 6+ years of experience.\r\nAdvanced proficiency in RTL design using Verilog/SystemVerilog and hands-on experience in SoC system integration.\r\nExpertise in standard bus protocols (AXI, AHB) and embedded processor architectures.\r\nDemonstrated ability to address design challenges, including clock domain crossings, power optimization, and timing closure.\r\nProficiency in scripting languages (e.g., Python, TCL) for automation and design flow customization.\r\nStrong knowledge of high-speed and low-power design techniques.\r\nFamiliarity with industry-standard EDA tools such as HDL simulators (VCS, Questa, IES), lint tools (Spyglass), and FPGA prototyping tools (Xilinx Vivado, Altera Quartus II).\r\nExperience in SoC multicore CPU subsystem design and GPU cache development.\r\nCollaborative mindset and leadership skills, with a passion for innovation and solving complex technical challenges.\r\nJoin us to shape the next generation of AI hardware and make an impact on tomorrow’s technological advancements.\r\nJob Type:Experienced Hire\r\nShift:Shift 1 (United States of America)\r\nPrimary Location:US, California, Santa Clara\r\nAdditional Locations:US, California, Folsom, US, Oregon, Hillsboro, US, Texas, Austin\r\nPosting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.\r\nPosition of TrustThis role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position.\r\nBenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.\r\nAnnual Salary Range for jobs which could be performed in the US: $220,920.00-311,890.00 USD\r\nThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.\r\nWork Model for this Role\r\nThis role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.\r\n*\r\nADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.#J-18808-Ljbffr","company":"Intel","rawCompany":"intel","city":"Folsom","state":"CA","isRemote":false,"isActive":false,"createdAt":"2026-10-15T01:53:17.292Z","occupations":[{"code":"17-2061.00","title":"Computer Hardware Engineers","slug":"computer-hardware-engineers"},{"code":"15-1299.08","title":"Computer Systems Engineers/Architects","slug":"computer-systems-engineers-architects"},{"code":"17-2072.00","title":"Electronics Engineers, Except Computer","slug":"electronics-engineers-except-computer"}],"industries":[{"code":"334413","title":"Semiconductor and Related Device Manufacturing","slug":"semiconductor-and-related-device-manufacturing"},{"code":"334111","title":"Electronic Computer Manufacturing","slug":"electronic-computer-manufacturing"},{"code":"541512","title":"Computer Systems Design Services","slug":"computer-systems-design-services"}],"jobPosting":{"@context":"https://schema.org","@type":"JobPosting","title":"AI GPU Cache Designer","description":"Job Details:Job Description:The Role and Impact As a SoC Cache Design Engineer, you will play a pivotal role in developing cutting-edge Cache subsystem design for Intel’s AI SoCs. You will drive the micro architecture, register transfer level (RTL) coding, subsystem integration, and simulation processes to deliver high-quality, fully verified Cache that meet power, performance, and area targets. Your work will directly contribute to Intel’s groundbreaking AI hardware solutions, ensuring they meet the rigorous demands of modern applications. Business group Intel’s AI SoC organization is at the forefront of developing innovative products that power AI applications across diverse domains. From edge devices to data center accelerators, our team focuses on delivering high-performance, efficient, and scalable hardware solutions. As part of this group, you will collaborate with world-class engineers to advance Intel’s leadership in AI hardware development and help shape the future of intelligent computing.\r\nEvaluate architectural trade-offs to align design features with performance targets, power constraints, and system limitations.\r\nDefine and document microarchitecture specifications for complex SoC IP blocks, implement RTL in Verilog/SystemVerilog, and deliver synthesis- and timing-clean designs.\r\nCollaborate closely with verification teams to ensure comprehensive validation and coverage of all design aspects.\r\nDevelop and maintain timing constraints for IP blocks, supporting physical design teams in synthesis, timing closure, and formal equivalence checks.\r\nLead silicon bring-up efforts, including post-silicon validation, debug, and performance analysis.\r\nMentor junior engineers and contribute to advancing best practices for design methodology and quality assurance.\r\nQualifications:Minimum Qualifications - Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field, with 12+ years of experience in RTL design for ASIC/SoC development; OR Master’s degree in relevant field with 8+ years of experience; OR PhD in relevant field with 6+ years of experience.\r\nAdvanced proficiency in RTL design using Verilog/SystemVerilog and hands-on experience in SoC system integration.\r\nExpertise in standard bus protocols (AXI, AHB) and embedded processor architectures.\r\nDemonstrated ability to address design challenges, including clock domain crossings, power optimization, and timing closure.\r\nProficiency in scripting languages (e.g., Python, TCL) for automation and design flow customization.\r\nStrong knowledge of high-speed and low-power design techniques.\r\nFamiliarity with industry-standard EDA tools such as HDL simulators (VCS, Questa, IES), lint tools (Spyglass), and FPGA prototyping tools (Xilinx Vivado, Altera Quartus II).\r\nExperience in SoC multicore CPU subsystem design and GPU cache development.\r\nCollaborative mindset and leadership skills, with a passion for innovation and solving complex technical challenges.\r\nJoin us to shape the next generation of AI hardware and make an impact on tomorrow’s technological advancements.\r\nJob Type:Experienced Hire\r\nShift:Shift 1 (United States of America)\r\nPrimary Location:US, California, Santa Clara\r\nAdditional Locations:US, California, Folsom, US, Oregon, Hillsboro, US, Texas, Austin\r\nPosting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.\r\nPosition of TrustThis role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position.\r\nBenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.\r\nAnnual Salary Range for jobs which could be performed in the US: $220,920.00-311,890.00 USD\r\nThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.\r\nWork Model for this Role\r\nThis role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.\r\n*\r\nADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.#J-18808-Ljbffr","datePosted":"2026-10-15T01:53:17.292Z","dateModified":"2026-10-15T01:53:17.292Z","hiringOrganization":{"@type":"Organization","name":"Intel","sameAs":"https://jobsearcher.com"},"jobLocation":{"@type":"Place","address":{"@type":"PostalAddress","addressLocality":"Folsom","addressRegion":"CA","addressCountry":"US"}},"identifier":{"@type":"PropertyValue","name":"JobSearcher","value":"054cc3dda7e1ba2d05a0e49f"},"url":"https://jobsearcher.com/jobs/054cc3dda7e1ba2d05a0e49f"}}